Abstract-The origin of drain disturb in NOR Flash EEPROM cells under channel initiated secondary electron (CHISEL) programming operation is identified. A comparative study of drain disturb under channel hot electron (CHE) and CHISEL operation is performed as a function of drain bias and temperature on bitcells having different floating gate length and junction depth. The disturb mechanism is shown to originate from band-to-band tunneling under CHISEL operation, unlike that under CHE operation that originates from source-drain leakage. The effect of technological parameters (channel doping and drain junction depth) on CHISEL drain disturb is studied for both the charge gain (erased cell) and charge loss (programmed cell) disturb modes. Fullband Monte Carlo device simulations are used to explain the experimental results. It is shown that methods for improving CHISEL programming performance (higher channel doping and/or lower drain junction depth or halo) increase drain disturb, which has to be carefully considered for efficient design of scaled cells.
I. INTRODUCTION
C HANNEL-INITIATED secondary electron (CHISEL) injection is an excellent programming mechanism for NOR Flash EEPROMs [1] - [5] . It relies on impact ionization feedback, is activated by the application of a negative substrate bias and provides high-energy electrons that get injected into the floating gate (FG) over a spatially broad area in the channel [1] - [9] , as schematically shown in Fig. 1(a) . Compared to channel hot electron (CHE) injection [10] , CHISEL injection provides lower voltage and lower power operation for equivalent programming time and faster under equivalent programming power. CHISEL injection also offers self-convergent programming leading to excellent threshold voltage control and a unique recovery procedure for over-erased cells [1] - [5] , [9] , [11] , [12] not available under conventional CHE programming [13] . Drain disturb during programming is an important reliability issue for NOR Flash EEPROMs [2] , [10] . It causes a threshold voltage shift in cells that have unselected word line (WL) but share the same bit line (BL) of a cell that is being programmed, as shown in Fig. 1(b) . For a given drain bias , drain disturb might get aggravated during CHISEL programming due to the presence of negative that results in higher transverse field across the drain junction. Therefore it is necessary to systematically study drain disturb during CHISEL operation, identify its origin and quantify its dependence on programming biases and technological parameters, which to the best of our knowledge has not been done so far.
The scope of this paper is twofold. First, the origin and physical mechanism of drain disturb under CHISEL operation is identified. This is done by measuring the differences in drain disturb behavior between CHISEL and CHE operation under varying bias and temperature and on bitcells having different FG length and source/drain (S/D) junction structure. It is clearly shown that CHISEL drain disturb originates from band-to-band tunneling. This is unlike CHE operation where drain disturb is known to originate from S/D leakage [17] .
It has been suggested that high CHISEL programming efficiency can be maintained as is scaled by suitably adjusting the technological parameters that increases across the drain junction [5] , [15] , [16] . However increase in also increases drain disturb, which can adversely affect the program/disturb margin and therefore calls for careful attention. In the latter part of the paper, the impact of variation in technological parameters (channel doping and S/D junction depth) and scaling on CHISEL program and drain disturb performance is studied. The physical mechanism responsible for the observed drain disturb trends (as technological parameters are varied) is justified using full band Monte Carlo device simulations. Our results indicate that while trying to achieve high programming efficiency as is scaled, it is possible to keep drain disturb under control and therefore maintain the advantages of CHISEL programming.
II. EXPERIMENTAL
The devices used in this paper were fabricated using a state-of-the-art 0.18-m triple-well process featuring advanced modules such as shallow trench isolation and self-aligned S/D contacts leading to cell area of about 0.45 m . Measurements were performed on isolated, fully scaled bitcells having finished of 0. implies higher drain disturb and vice versa. Drain disturb phenomena is studied for both the charge gain (CG) (on erased cell) and charge loss (CL) (on programmed cell) disturb modes.
Simulations were performed on FG-contacted devices (FG and control gate are shorted) having structure and doping profile identical to the measured bitcells. The structure and doping was obtained from a well-calibrated process simulation, whose output was used as the basis for device simulation. After obtaining the electrostatic potential distribution of the device from drift-diffusion solution, hot-carrier simulations were performed using a physics-based fullband Monte Carlo simulator (SMC) [9] . The simulated drain , substrate , and gate currents agree well with measurements. conditions. CHISEL operation always shows both CG and CL disturb. CHE operation always shows CG disturb, while CL disturb is observed only under high (not considered in this paper). For the present 0.26-m cell, drain disturb is always higher for CHISEL operation irrespective of whether the comparison with CHE operation is made under identical bias or under identical . However, unlike the programming transients, the relative comparison of CHE and CHISEL disturb transients show a strong dependence on technological parameters and values as shown in the next subsection. . However, CHE CG disturb increases with an increase in junction depth, while CHISEL CG disturb increases with a decrease in junction depth. This opposite trend indicates that the origin and physical mechanism of drain disturb is different under CHE and CHISEL operation. CG disturb is due to electron injection into FG. The electron source could be either S/D leakage and/or band-to-band tunneling (BBT) near the drain junction. It is well known that CHE drain disturb is caused by heating and subsequent injection of electrons originating from S/D leakage as the device is biased under subthreshold condition [17] . However during CHISEL programming (disturb) operation the cell is higher because of induced body shift, which reduces S/D leakage. On the other hand, the presence of in CHISEL operation results in larger across the drain junction and higher BBT. Therefore, BBT generated electrons get heated by the junction field and get attracted toward FG by the positive FG charge (erased state) and cause CG disturb.
III. RESULTS AND DISCUSSION

A. Program and Disturb Transients
B. Physical Mechanism of Drain Disturb
CL disturb is caused either by electrons tunneling from FG to drain or by hot hole injection into FG. However, similar for both CG and CL under CHISEL operation implies equivalent carrier fluence into FG. We believe this is possible only when CL disturb is due to hole injection into FG and not due to electron tunneling out of FG as there is a large difference in on the application of [see Fig. 2(b) ]. Therefore, BBT generated holes get heated by the junction field and get attracted toward FG by the negative FG charge (programmed state) and cause CL disturb. Note that unless very high is used, BBT-induced hole generation and its subsequent injection and, therefore, CL disturb is absent for CHE operation.
The above model is consistent with the results shown in Fig. 3 . S/D leakage, BBT, and carrier heating increase with an increase in . Therefore, decreases with an increase in for both CHE and CHISEL operation. Note, S/D leakage increases while BBT reduces with increase in S/D junction depth. Therefore, CG drain disturb for CHE operation increases while that for CHISEL operation decreases with increase in S/D junction depth, as shown in Fig. 3 . In the remaining part of this subsection, we furnish additional experimental data (Figs. 4-6 ) that validates the above drain disturb model. Fig. 4 shows the dependence of and during drain disturb measurements under CHE and CHISEL operation at a constant of 3.7 V. Similar dependence of the reciprocal of (i.e., drain disturb) and on ascribes their common origin. It can be seen that decreases with decrease in for CHE operation (CG), but remains almost constant for CHISEL operation (both CG and CL). This is expected since S/D leakage increases while BBT remains almost constant with the reduction in . Fig. 5 shows the temperature dependence of for a m cell measured at identical under CHE and CHISEL operation. CHE CG decreases drastically with an increase in temperature. This is expected due to the increase of S/D leakage with increase in temperature. On the other hand, drain disturb under CHISEL operation shows a weak temperature dependence. CG increases slightly while CL decreases slightly with an increase in temperature. Note at a higher temperature, carrier heating decreases slightly due to increased phonon scattering while BBT increases slightly due to a weak phonon-assisted mechanism [18] . These mutually competing but weak temperature dependent mechanisms result in weak but positive (for CL) and negative (for CG) temperature dependence of CHISEL drain disturb. of and on erase level ascribes their common origin. It can be clearly seen that drain disturb for CHE operation is quite sensitive to small changes in erase value, while that for CHISEL operation shows almost an independent behavior. Note that erase level determines the FG voltage of the cell. Small changes in erase , hence, strongly impacts S/D leakage in the subthreshold regime for CHE operation, while BBT during CHISEL operation is only negligibly affected. As a result, CHE drain disturb is strongly influenced by the erase level. The above results (Figs. 3-6 ) clearly show that it is BBT and not the S/D leakage that leads to CHISEL drain disturb. Note that changes in technological parameters affect BBT in a much different way than S/D leakage, which is discussed in the following subsection. A similar study for CHE drain disturb is beyond the scope of the present paper. . CG reduces with decrease in junction depth and increase in channel doping. CL reduces with decrease in junction depth, while it does not change much with variation in channel doping. Though both CG and CL disturb show identical sensitivity, the former is more sensitive to changes in technological parameters. For a given , CL is always higher than the CG for all the cells used in this paper. CL was not observed for D4 cells at the measured programmed threshold voltage level ( V). Fullband Monte Carlo simulations were used to explain the above drain disturb results. Simulations were done on FG contacted (FGC) devices under drain disturb conditions. As a first step, ( for simulation) was calculated using the following formula [10] : (1) (2) where is the natural of identical FGC cells, is the capacitance of IPD and is the total capacitance. The values of coupling coefficients used for the calculation are 0.55, 0.1, 0.1 and 0.25 respectively. The value of is calculated by subthreshold slope technique [19] .
C. Effect of Technology Parameters on Drain Disturb (CHISEL)
is calculated by measuring the change in with for equivalent and using the following formula: (3) and after extracting is calculated as follows:
where (4) Fig. 8 shows the simulated hot electron and hole (having energy eV and eV, respectively) density distribution along the channel and at the interface of 0.26-m D1, D2 and D3 devices. The origin was chosen at the drain junction, located at about 0.10 m from the center of the channel. The dotted line represents the point at the interface along the channel. For a given and region is toward the center of channel (left of the dotted line) and region is toward the drain junction (right of the dotted line). Note that hot electrons injected from the portion of channel having reach FG and contribute to shift during CG disturb. Similarly hot holes injected from the portion of channel having reach FG and contribute to shift during CL disturb. The hot electron distribution is largest for D3 and lowest for D1 cells. The hot hole distribution is lowest for D1 while it is higher but identical for D2 and D3 cells. It can be observed that the simulated hot electron and hot hole trends for D1, D2, and D3 cells match well with experimental CG and CL drain disturb data of Fig. 7 .
D. Program Efficiency Optimization and Program/Disturb Margin (CHISEL)
CHISEL programming efficiency is determined by secondary impact ionization, which in turn is governed by near the drain junction [1]- [9] . As is scaled (keeping all other cell parameters constant), short-channel effect (SCE) comes into play that reduces , secondary impact ionization and CHISEL programming efficiency [5] , [15] - [16] . Therefore, to restore CHISEL programming efficiency at short cells it is necessary to increase near the drain junction. As discussed before, this is done by using higher channel doping, shallower S/D junction or halo implants. However, higher increases not only the CHISEL programming efficiency but also the drain disturb during programming (as shown before) and calls for careful attention. Fig. 9 shows as a function measured under CHISEL programming of m D1, D2, D3, and D4 cells. For all the cells decreases exponentially as is increased. For any given , D4 cells show fastest , and is followed by D3, D2, and D1 cells. This is expected since is largest for D4 cells (followed by D3, D2, and D1 cells) at a given and that enhances CHISEL generation and injection. Fig. 10 shows the dependence of obtained under CHISEL programming of D1, D2, D3, and D4 cells at fixed and . D1 cells suffer from severe SCE that results in a reduction of programming efficiency and increase in as is scaled. The observed turnaround at smaller is consistent with previous results [5] , [15] , [16] . The situation is slightly better for D2 cells having shallower S/D junction compared to D1 cells. However, the programming efficiency of smaller cells is completely recovered and no turnaround is seen for D3 and D4 cells optimized for higher respectively with higher channel doping plus shallower S/D junction depth and halo doping. Detailed explanation of the impact of changes in technology parameters and scaling on CHISEL program- ming efficiency is given in [20] and is beyond the scope of the present paper. Fig. 11 shows the dependence of program/disturb margin for both CG and CL under CHISEL operation of D1, D2, D3 and D4 cells corresponding to Fig. 10 . The program and erase time (before drain disturb measurements) were suitably adjusted to obtain programmed and erased level of 5.4 and 1.9 V respectively for all . Note that CL is always higher compared to CG . For all the cell types, CL increases slightly with decrease in (see Fig. 5 ). Since BBT is almost independent of , this increases in with decreasing is due to increase in (reduction in gate coupling and increase in drain coupling) at lower . CG remains almost constant with variation in (see Fig. 5 ). However, at short the CG reduces for D1 and (to some extent) for D2 cells. This effect is not seen for D3 and D4 cells and is due to the SCE on . For all , CG remains more sensitive to variations in technological parameters compared to CL and is consistent with Fig. 7 . Due to its lower and large sensitivity on technological parameters, the program/disturb margin is more crucial for the CG mode.
IV. CONCLUSION
To summarize, we have identified the origin of drain disturb and studied the effect of technological parameters on drain disturb and program/disturb margin under CHISEL programming operation of NOR Flash EEPROM cells.
By carefully studying the dependence of CHE and CHISEL drain disturb on FG length , S/D junction depth, drain bias, temperature and cell threshold voltage at erased state, it has been identified that drain disturb under CHISEL operation originates from band-to-band tunneling, unlike that in CHE operation that originates from S/D leakage. Furthermore, the impact of technology parameters (channel doping and S/D junction depth) on CHISEL drain disturb is studied in detail for both the CG (erased cell) and CL (programmed cell) modes and explained using fullband Monte Carlo device simulations.
Consistent with previous reports, CHISEL programming efficiency is shown to reduce for smaller cells. This calls for modification of suitable technology parameters (increased channel doping and decreased S/D junction depth or addition of halo implants) to improve the programming efficiency of smaller cells. However, all these parameter changes are shown to increase drain disturb that degrade the program/disturb margin. It is shown that the addition of halo implants is not a suitable approach because while offering the best programming efficiency of scaled cells it also results in worst program/disturb margin. On the other hand, bitcells optimized with higher channel doping and shallower S/D junction (no halo implants) offer best tradeoff between program speed and program/disturb margin and therefore is the most suitable approach for bitcell scaling for efficient CHISEL operation.
